|
Hardware and software verification
Logistics
Autonomous systems
Abstract
USC researchers have designed a circuit arrangement to accelerate solving of the SAT algorithm. This two-part circuit uses a memory cell to represent values of a Boolean satisfiability expression and a constraints network that modifies the memory cell. The design builds...
|